Abstracts by Session
Session A: Welcome and Keynotes
| Tues 09:20 – 10:00 | Dr. Gaurang Choksi | Keynote 1: Process & Materials Characterization for 3D Heterogenous Integration: Opportunities in Smart Metrologies, Data Analytics, & Measurement Standards |
Technology advances in electronic packaging have supported Moore’s Law and has become an enabler of product performance. The need for increased integration and market differentiation results in a diverse set of 2.5/3D packaging architectures requiring new materials, technologies, and manufacturing processes.
The area of high-performance heterogeneous integration will continue to require significant improvements in the collaterals required to enable time-sensitive, cost-effective technologies. This includes appropriate metrology tools and methods, and techniques for the analysis, characterization, and optimization of manufacturing and test process.
Novel sensors, data analytics and measurement standards to address feature size scaling and multi-material systems/interfaces are critical for fundamental quantification and understanding. Applications in the areas of process development, materials characterization, and performance validation, ranging across structural reliability, signal integrity, and thermal dissipation will be reviewed. New interconnect architectures such as optical co-packaging and the need for new competencies to meet future challenges will also be discussed.
| Tues 10:00 – 10:40 | Anne Jourdain | Keynote 2: Back-side Power Delivery Network (BSPDN): Innovative scaling booster for 3D heterogeneous integration |
In advanced CMOS technology, 2D scaling to provide power/performance gains together with area reduction is now seriously facing routing obstruction and back-end of line (BEOL) congestion. In other words, the latest node generations struggle to keep power/performance intact while scaling feature sizes. Scaling bottleneck considerations start to shift to the System-on-Chip (SoC) infrastructure aspects, and one specific booster that is addressed here is how to enhance the power delivery within a chip. We explore the concept of nano-TSV combined with buried power rail (BPR) and its extension to backside power grids as a system innovation that can largely provide the power–performance-area-cost (PPAC) benefits expected from technology scaling. Various Power Delivery Network (PDN) architectures are going to be discussed as industry is now picking up quickly the way to heterogeneous innovations in order to maintain the scaling roadmap for next generation ICs.
It is expected that Backside-PDN integration will bring new challenges to metrology and failure analysis. Controlling the extreme wafer thinning process and the high precision back-to-front lithography overlay requirements challenges the current metrology techniques. The proximity of nTSV to active devices may also result in novel requirements for reliability studies.